Abstract: An all-optical shift register based on Self Electro-Optic Effect Devices is introduced. The switching behavior, system performance and some possible improvements are presented. Calculations show the system bit rate could be up to 790 Mbps with 1 mW clock power. An improved scheme is discussed, which can provide 2 Gbps throughput for 1 mW clock power. Finally we presented an application of this all-optical shift register in fast photonic packet switching.
Introduction
Perhaps the most interesting research area in photonics switching optoelectronic devices is the quantum well Self Electro-optic Effect Devices (SEEDs). SEEDs works on the changing optical absorption which is dependent on the changing electrical field perpendicular to the thin semiconductor layers in quantum well material. The physics of the SEED has been presented in many papers. In this paper, an all-optical shift register based on SEEDs, which is certainly the heart of an alloptical switch, is presented. Based on master-slave system configuration, the switching behavior and the system performance is analyzed, and the system bit rate is calculated as well. Based on these results, Some simulations for the dependence of the system bit rate are given, some factors on optimization of system performance are discussed. Based on these results. an improved all-optical shift register is presented, which can provide 2 Gbps system throughput for 1 mW clock power. It is shown that the design of this all-optical shift register is a compromise, higher power clock beam, devices with optimum absorption coefficients in the ''high'' and "low" states while minimum applied electrical field will exhibit better performance.
All-optical shift register based on SEEDs
The shift register will be implemented by optical integrated chip; it is made up of a number of memory cells, which are cascaded as master-slave configuration, and is operated in a time sequential manner as shown in Fig. 1 . In a single memory cell, a pair of lower input signals set the state of the SSEEDs, the higher power clock beams will be injected to read out the state of the S-SEEDS. The further detail of this all-optical shift register can be found in 
System bit rate
The system bit rate is limited by the time it takes the photocurrent to charge the capacitance of the four SEEDs in one memory cell. This photocurrent is proportional to the optical power incident on the device windows. The system bit rate can be found by first determining the absolute powers from the output of the preceding memory cell, which are incident on the first stage devices, and then calculating the switching time of the first stage devices from these inputs. In the same way, the second stage devices switching time can be calculated by determining the c l k / z powers. The System bit rate can be b' riven as:
(1) Here / i = h v / q , hv is the photo energy; q is the charge of an, electron; C is,the capacitance of a single SEED. and qp,=l. There is an 1 2kc6 pclk % ! optimum transmission difference for the better system pedormance, for example, in Fig2, the bit rate of transmission states of 60% and 10% would yidd a higher system bit rate than that of 80% and 10%. The optimum bit rate is with transmission states of 66.5% and 0 giving a maximum relative bit rate of 0.44.
When T , varying from 50% to 80% and Tdequal to 0, the relative bit rate is within 1% of this optimum. Tdl coefficients is shown in Fig.7 . We can see ado& has more influence to the relative bit rate. An improved scheme Based on the system performance analysis of the alloptical shift register, here we presented an improved scheme of the all-optical shift register shown in Fig.4 .
We combine the two stages S-SEED as a single S-SEED in a memory cell; the optical input signal and optical clock signal are coupled by an effective waveguide coupler. So there are two SEEDS in a memory cell instead of four. By this way, half amount of the SEEDS can be saved; the capacity that needed to be charged by photocurrent will be reduced to half amount; the capacity introduced by the electrical connection will be decreased; The system bit rate of the improved all-optical shiR register is given as:
Here TC,]/ is the coupling efficiency of the waveguide coupler applied before the SEED window. When applied with a lossless waveguide coupler, Tcl,l=l.
With C=12.5 fF, v,=2V, T,,,,=50%, 7j1,,=41%, T,,,=l7%, %=Pclk =1 mW and T,,,,=55%, the system through put can be 610 Mbps, however if a lossless waveguide coupler is applied, the system through put can be 1.2 Gbps. With the higher contrast transmission coefficients 60% and 1 O%, the system throughput is 1 Gbps, and 2 Gbps is possible with lossless waveguide coupler.
Application
The all-optical shift register we presented here can be used to construct optical memory for data storing, optical wavelength converter, optical modulator, but the most interesting application is to construct an optical switch. 
Conclusion
In this paper, we proposed an all-optical shift register, which can be the heart of an optical switch. The switching behavior and the system bit rate are presented, the first stage in one memory cell will have more influence than the second stage, especially for the switching process V,) changing from zero to V(/2. The system bit rate is also relative to the clock beam power; higher power clock beam, devices with optimum absorption coefficients in the "high" and "low" states while minimum applied electrical field will exhibit better performance. An improved scheme was shown by combine two parallel S-SEEDS as a SSEEDs, this improvement reduces the devices amount, decreases the device capacity, decreases the introduced capacity. A 2 Gbps system throughput can be achievable by using lossless waveguide coupler. Faster circuits are possible by producing smaller devices, but there will be many optical and optomechanical constraints. The initial input signals do not have much influence on the system performance except for the first memory cell.
